



Features


$$\begin{split} &V_{DS} = 100V, \\ &I_{D} = 190A \ (at \ V_{GS} = 10V) \\ &R_{DS(ON)} @V_{GS} = 10V, < 4.7m \ \Omega \\ &R_{DS(ON)} @V_{GS} = 6V, < 6 \ m \ \Omega \\ &< 5.5m \ \Omega \ * \end{split}$$

100% UIS Tested 100% Rg Tested

General Description

- Trench Power TBO technology
- Low RDS(ON)
- · Low Gate Charger
- · Optimized fast-switching applications
- BMS battery protection
- Synchronous Rectifiers in DC/DC and AC/DC Converters
- · Industrial and Motor Drive applications

• Pin Configurations



Pa	Symbol	Ratings	Unit	
Drain-Source Voltage		V _{DSS}	100	V
Gate-Source Voltage		V_{GSS}	±20	V
Cantinua Dania Cumanta	Tc=25°C		190	
Continuous Drain Current G	Tc=100°C	l _D	120	Α Α
Pulsed Drain Current c		I _{DM}	425	Α
Cantinua Dania Cumant	T _A =25°C		29	^
Continuous Drain Current	T _A =70°C	I _{DSM}	23	Α Α
Avalanche Current c		I _{AS}	77	Α
Avalanche energy L=0.1mH c		EAS	296	mJ
V _{DS} Spike	10µs	Vspike	120	V



Power Dissipation B	Tc=25°C	D	326	W	
Power Dissipation B	Tc=100°C	P_D	163	VV	
Davis Dissination	Tc=25°C	D	8.3	W	
Power Dissipation A	Tc=70°C	P _{DSM}	5.3	VV	
Junction and Storage Temperature Range		T _J ,T _{STG}	-55 to 175	°C	

• Thermal Resistance Ratings

Parameter	Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^A	t ≤ 10 s	D	12	15	
Maximum Junction-to-Ambient A, D	Steady State	RөJA	50	60	°C/W
Maximum Junction-to-Case	Steady State	Rejc	0.36	0.46	

Surface mount package TO263

• Electrical Characteristics @T_A=25°C unless otherwise noted

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Static			•			
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0V, I_D = 250 μ A	100			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 100 V, V _{GS} = 0V	-		1	μ А
Gate Threshold Voltage	$V_{GS(TH)}$	V _{GS} = V _{DS} , I _{DS} = 250 μ A	2.3	2.8	3.4	V
Gate Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} =0V			±100	nA
		V _{GS} = 10V, I _D = 20A TO220		3.9	4.7	mΩ
Danier Courses On state Besisters		V _{GS} = 6V, I _D = 20A TO220		4.7	6	
Drain-Source On-state Resistance	R _{DS(on)}	V _{GS} = 10V, I _D = 20A TO263		3.6	4.4	
		V _{GS} = 6V, I _D = 20A TO263		4.1	5.5	
Forward Transconductance	g FS	V _{DS} = 5V, I _D = 20A		90		S
Diode Forward Voltage	V _{SD}	Is= 1A , V _{GS} =0V		0.68	1	V
Max Body-Diode Continuous Current _G	Is				120	Α
Switching						
Total Gate Charge	Q _g (10V)	\/F0\/		93	135	nC
Gate-Source Charge	Q_{gs}	V _{DS} =50V,I _D =20A, V _{GS} =10V		23		nC
Gate-Drain Charge	Q_{gd}	V GS-1U V		16		nC
Turn-on Delay Time	t _{d (on)}			21		ns
Turn-on Rise Time	tr	Vgs=10V Vds=50V ,RL=2.5Ω		22		ns
Turn-off Delay Time	t _{d(off)}	R _{GEN} =3Ω		58		ns
Turn-Off Fall Time	tf			20		ns




Body Diode Reverse Recovery Time	trr	I=20A, di/dt=500A/μs		49		ns
Body Diode Reverse Recovery Charge	Qrr	I=20A, di/dt=500A/μs		460		nC
Dynamic						
Input Capacitance	Ciss			7085		pF
Output Capacitance	Coss	V _{DS} =50V,V _{GS} =0V, f=1.0MHz		605		pF
Reverse Transfer Capacitance	Crss			32		pF
Gate resistance	R_g	f=1.0MHz	0.4	0.8	1.2	Ω


- A. The value of ReJA is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with TA =25°C. The Power dissipation PDSM is based on ReJA t≤ 10s and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.
- B. The power dissipation P_D is based on T_{J(MAX)}=175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Single pulse width limited by junction temperature T_{J(MAX)}=175°C.
- D. The Reja is the sum of the thermal impedance from junction to case Rejc and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175°C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.




Typical Performance Characteristics (TJ = 25 °C, unless otherwise noted)




 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)






 \mathbf{Q}_{g} (nC) Figure 7: Gate-Charge Characteristics



V_{DS} (Volts)
Figure 8: Capacitance Characteristics



V_{GS}> or equal to 6V Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)






Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)








T_{CASE} (° C) Figure 12: Power De-rating (Note F)

T_{CASE} (° C) Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms









Package Information

TO220 PACKAGE OUTLINE



RECOMMENDATION OF HOLE PATTERN



UNIT: mm

- NOTE

 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
 MOLD FLASH SHOULD BE LESS THAN 6 MIL.


 2. TOLERANCE 0.100 MILLIMETERS UNLESS OTHERWISE SPECIFIED.

 3. CONTROLLING DIMENSION IS MILLIMETER.
 CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.


	DATASTAG		THETERO	Drug		10150
SYMBOLS		IONS IN MIL			II NI ZNDIZN	
	MIN	NDM	MAX	MIN	NDM	MAX
Α	4.30	4.45	4.72	0.169	0.175	0.186
A1	1.15	1.27	1.40	0.045	0.050	0.055
A2	2.20	2.67	2.90	0.087	0,105	0.114
b	0.69	0.81	0.95	0.027	0.032	0.037
b2	1.17	1.37	1.45	0.046	0.050	0.068
C	0.36	0.38	0.60	0.014	0.015	0.024
D	14.50	15,44	15.80	0.571	0.608	0.622
D1	8.59	9.14	9.65	0,338	0.360	0.380
D2	11.43	11.73	12.48	0.450	0.462	0.491
е	2.54 BSC			0.100 BSC.		
E	9.66	10.03	10.54	0.380	0.395	0,415
E1	6.22			0,245		
H1	6.10	6.30	6.50	0.240	0.248	0.256
L	12.27	12.82	14.27	0,483	0.505	0.562
L1	2.47		3.90	0.097		0.154
L2			16.70			0.657
Q	2.59	2.74	2.89	0.102	0.108	0.114
ØΡ	3.50	3.84	3.89	0,138	0.151	0.153
Q1	2.70		2.90	0.106		0.114



TO263(D2PAK) PACKAGE OUTLINE



RECOMMENDED LAND PATTERN



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIME	II NI ZNOIZN	NCHES
SIMBULS	MIN	NDM	MAX	MIN	NDM	MAX
Α	4.064	4.45	4.826	0.160	0.175	0.190
A1	0.00		0.254	0.000		0.010
A2	2.20	2.67	2.90	0.087	0.105	0.114
b	0.508	0,81	0,991	0.020	0.032	0.039
b2	1.143	1.27	1.778	0.045	0.050	0.070
С	0.381	0,50	0.737	0.015	0.020	0.029
c2	1.143	1.27	1.651	0.045	0.050	0.065
D	8.382	9.14	9.652	0.330	0.360	0.380
D1	6.858	8.00	8.37	0.270	0.315	0.330
е	2.54 BSC				0.100 BSC	
Ε	9,652	10.03	10.668	0.380	0,395	0.420
E1	6,223	8.00	8.37	0.245	0,315	0.330
Н	14.605	15.24	15.875	0.575	0,600	0.625
L	1.778	2.54	2.794	0.070	0.100	0.110
L1	1.02	1.27	1.676	0.040	0.050	0.066
L2	1.27	1.52	1.778	0.50	0.60	0.070
L3	0,25 BSC 0,010 BSC.			-		

- 1. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- MOLD FLASH SHOULD BE LESS THAN 6 MILS.

 2. TOLERANCE 0.10 MILLIMETERS UNLESS OTHERWISE SPECIFIED.
- 3. DIMENSION L IS MEASURED IN GAUGE LINE.
- 4. CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT. 5. REFER TO JEDEC TO-263 AB.



Flow (wave) soldering (solder dipping)

Product	Peak Temperature	Dipping Time
Pb device	245℃±5℃	5sec±1sec
Pb-Free device	260℃+0/-5℃	5sec±1sec



This integrated circuit can be damaged by ESD UniverChip Corporation recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedure can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Attention:

- Any and all XPX power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your XPX power representative nearest you before using any XPX power products described or contained herein in such applications.
- XPX power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all XPX power products described or contained herein.
- Specifications of any and all XPX power products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- XPX power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all XPX power products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of XPX power Semiconductor CO.,LTD.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. XPX power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/ technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the XPX power product that you intend to use.
- This catalog provides information as of Sep.2019. Specifications and information herein are subject to change without notice.