

XPX15N10FD

100V N-ChannelEnhancement Mode Power MOSFET

Description

The XPX15N10FD uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high EAS
- Excellent package for good heat dissipation

Application

- PWM
- Load Switching



 $V_{DS} = 100V, I_D = 15A$ RDS(ON)=80mΩ (typ) @ VGS=10V RDS(ON)=85mΩ (typ) @ VGS=4.5V



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
XPX15N10FD	XPX15N10FD	TO-252-2L	-	-	-

Absolute Maximum Ratings (T_c=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	Vds	100	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	Ι _D	15	А
Drain Current-Continuous(T _C =100°C)	I _D (100°C)	12	А
Pulsed Drain Current	I _{DM}	60	А
Maximum Power Dissipation	PD	50	W
Single pulse avalanche energy (Note 5)	E _{AS}	200	mJ
Operating Junction and Storage Temperature Range	T _J ,T _{STG}	-55 To 175	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	R _{eJC}	3.2	°C/W	
--	------------------	-----	------	--



100V N-ChannelEnhancement Mode Power MOSFET

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	· · · ·					
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250µA	100	110	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V_{GS} =±20V, V_{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	····					
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.2	1.9	2.5	V
Drain Courses On State Desistence	P	V _{GS} =10V, I _D =10A	-	80	100	mΩ
Drain-Source On-State Resistance	R _{DS(ON)}	V_{GS} =4.5V, I _D =10A	-	85	110	
Forward Transconductance	g fs	V _{DS} =5V,I _D =10A	-	10	-	S
Dynamic Characteristics (Note4)	i					
Input Capacitance	C _{Iss}	V _{DS} =50V,V _{GS} =0V,	-	890	-	PF
Output Capacitance	Coss		-	46	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	33	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}		-	15	-	nS
Turn-on Rise Time	tr	V_{DD} =50V, RL=6. 4 Ω	-	5	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10V, R_G =3 Ω	-	25	-	nS
Turn-Off Fall Time	t _f		-	7	-	nS
Total Gate Charge	Qg	$V_{DS}=50V,I_{D}=10A,$	-	22.3		nC
Gate-Source Charge	Q _{gs}		-	2.87	-	nC
Gate-Drain Charge	Q _{gd}	V _{GS} =10V	-	6.14	-	nC
Drain-Source Diode Characteristics			•			
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =15A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S		-	-	15	А

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.

2. Surface Mounted on FR4 Board, $t \le 10$ sec.

3. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2%.


4. Guaranteed by design, not subject to production

5. EAS condition : Tj=25 $^\circ \!\! \mathbb{C}$,V_DD=50V,V_G=10V,L=0.5mH,Rg=25 Ω



100V N-ChannelEnhancement Mode Power MOSFET

Typical Electrical and Thermal Characteristics (Curves)





100

V_{DS}=V_{GS} I_D=250µA

100


10

TJ(°C)

TJ(°C)

100

100V N-ChannelEnhancement Mode Power MOSFET




Square Wave Pluse Duration(sec) Figure 11 Normalized Maximum Transient Thermal Impedance




100V N-ChannelEnhancement Mode Power MOSFET


Test Circuit 1) E_{AS} test Circuit



2) Gate charge test Circuit




3) Switch Time Test Circuit





100V N-ChannelEnhancement Mode Power MOSFET

TO-252 Package Information



SECTION A-A

Symbol	Millimeters			
Symbol	Min.	Max.		
Α	2.20	2.40		
A1	0.00	0.13		
b	0.66	0.86		
b1	0.73	0.79		
С	0.46	0.58		
c1	0.50	0.52		
D	6.50	6.70		
D1	5.10	5.46		
D2	4.83	REF.		
E	6.00	6.20		
е	2.19	2.39		
L	9.80	10.40		
L1	2.90	REF.		
L2	1.40	1.70		
L3	1.60 REF.			
L4	0.60	1.00		
Φ	1.10	1.30		
θ	0 °	8°		



100V N-ChannelEnhancement Mode Power MOSFET

Flow (wave) soldering (solder dipping)

Product	Peak Temperature	Dipping Time
Pb device	245℃±5 ℃	5sec±1sec
Pb-Free device	260°C+0/-5° C	5sec±1sec



This integrated circuit can be damaged by ESD UniverChip Corporation recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedure can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Attention:

- Any and all XPX power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your XPX power representative nearest you before using any XPX power products described or contained herein in such applications.
- XPX power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all XPX power products described or contained herein.
- Specifications of any and all XPX power products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- XPX power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all XPX power products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of XPX power Semiconductor CO.,LTD.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. XPX power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/ technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the XPX power product that you intend to use.
- This catalog provides information as of Sep.2019. Specifications and information herein are subject to change without notice.